



BLOCK DIAGRAM






The diagram illustrates the database structure, showing five databases arranged in two rows. Each database is represented by a box containing its name and its page range below it.


- Swap Bay DB** (Page A01-A03)
- IO DB** (Page A07)
- LED DB** (Page A04)
- TP DB** (Page A05)
- KB LED DB** (Page A06)






<Variant Name>			
PEGATRON Title :			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	Part Name	Date	Rev. 1
	Tuesday, September 06, 2016	1	2 of 108

















6.4 Reset and Miscellaneous Signals

Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of "1" if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted;<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall;0 = Stall.CFG[1]: Reserved configuration lane.CFG[2]: PCI Express® Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.CFG[3]: Reserved configuration lane.CFG[4]: eDP enable;<ul style="list-style-type: none">1 = Disabled.0 = Enabled.CFG[6:5]: PCI Express® Bifurcation<ul style="list-style-type: none">00 = 1 x6, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*CFG[7]: PEG Training;<ul style="list-style-type: none">1 = (default) PEG Train immediately following RESET# de assertion.0 = PEG Wait for BIOS for training.CFG[19:8]: Reserved configuration lanes.	I/O	GTL	SE	All processor lines. CFG[2], CFG[6:5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.



Intel confirm this pin is pulled high to +VCCST_CPU for CannonLake

1.3.2 [U] Skylake-U and Cannonlake-U Compatibility Decoupling Requirement

Two reserve pins (U11 and U12) for 1.8V were added to Skylake-U PCH to support Cannonlake-U PCH compatibility. For Skylake-U, the following changes will be made to Table 52-8 in the Skylake U/Y Platform Design Guide (1BP#543016).

Table 52-8 - Decoupling and Power Connection Requirement for Skylake-U PCH

Voltage Supply	Area	PCB Pin sharing power rail	Value	Size	Quantity	Placement Type (1 memory / 1p Jdgo)	Place constraint(s) (see Table 52-8)
V1.8A	VCCPGPF	AP16	-	-	-	-	-
	VCC1A5	AA1	1 uF	0402	1	E (x10 mm)	AA1
	VCC_1P8	U11, U12	1 uF	0402	1	E (x10 mm)	U11, U12 (Note 1 & 5)

<Variant Name>

PEGATRON
PEGATRON IS A PROPRIETARY AND CONFIDENTIAL TRADEMARK OF PEGATRON, INC.

Title :

Size	Min 16, Max 254
------	-----------------

Tuesday, September 06, 2016

10 108

Rev

9

1

C

1

B

1

A

1

<Variant Name>

PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer:	
Size	Part Name		Rev.
	Tuesday, September 06, 2016	11	108
Date:	Sheet	of	

D

C

B

A

Rev	<RevCode>
-----	-----------

Document Number
<Doc>

Size
A

Title	<Title>
-------	---------

Date: Tuesday, September 06, 2016 Sheet 12 of 108

1

2

3

4

5

D

C

B

A

Rev	<RevCode>
-----	-----------

Document Number
<Doc>

Size
A

Title	<Title>
-------	---------

Date: Tuesday, September 06, 2016 Sheet 12 of 108

1

2

3

4

5

D

C

B

A

D

C

B

A

Rev	<RevCode>
-----	-----------

<Title>

Document Number
<Doc>

Date: Tuesday, September 06, 2016 Sheet 13 of 108

1

2

3

4

5

▶

D

C

B

A

Rev	<RevCode>
-----	-----------

<Title>

Document Number
<Doc>

Date: Tuesday, September 06, 2016 Sheet 13 of 108


1

2

3

4


5




<Variant Name>			
PEGATRON Title :			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	Project Name	Rev. 1	
Date: Tuesday, September 06, 2016		Sheet 14	of 108

DDR4(0)_Termination

+0.6VS +0.6VS 17,57,83
+1.2V +1.2V 4,7,16,17,18,57,83




Average placed close to +VDDQ_VTT power plane




M3: CPU driven VREF path is stuffed be default.
M1: VREF_DQ driven by a Voltage Divider Network during Processor power-off

M3 →




M1 →



M1 →


+1.2V	○	→	+1.2V	4,7,15,16,17,57,83
+V_VREF_CA_DIMM0	○	→	+V_VREF_CA_DIMM0	16
+V_VREF_CA_DIMM1	○	→	+V_VREF_CA_DIMM1	17

Figure 4-46. SKL U DDR4/-RS x16 Devices Memory Down V_{REF-CA} Overview



Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.

Figure 4-45. SKL U DDR4/-RS SODIMM V_{REF-CA} Overview





Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.


<Variant Name>






	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

<Variant Name>			
PEGATRON Title :			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	Part Name	Date	Rev. 1
		Tuesday, September 06, 2016	
Date		Sheet	19 of 108




SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.
-----------------------	---------------------	---------------------------	--





HDA_SDO - Internal weak pull down
FLASH_DESCRIPTOR SECURITY OVERRIDE
0 : Enable
1 : Disable

+3VS 3,4,17,20,21,22,24,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+3VSUS_ORG 20,21,22,25,26



3.4.1 SKL PCH U Flexible I/O

Figure 3-1. HSIO Muxing on SKL PCH U




Table 1-2. PCH-LP SKUs (Sheet 2 of 2)

Features	Base-U	Premium-U	Premium-Y
Total Intel® RST capable PCIe and SATA Express ⁴ Storage Devices	0	2	2

Notes:

1. USB 2.0 port numbers: 1-8
2. USB 2.0 port numbers: 1-10
3. USB 2.0 port numbers: 1-6
4. SATA Express Capable Ports (x2)

Table 1-3. PCH-LP HSIO Detail

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0 OTG	USB 3.0 SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	SATA	SATA	PCIe/LAN	PCIe/LAN	N/A
Premium-U	USB 3.0 OTG	USB 3.0 SSIC	USB 3.0	USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	SATA	SATA	PCIe/LAN	PCIe/LAN	N/A
Premium-Y	USB 3.0 OTG	USB 3.0 SSIC	USB 3.0	USB 3.0	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe/LAN	PCIe	SATA	SATA	PCIe/LAN	PCIe/LAN	N/A

<Variant Name>


PEGATRON Title: PCH(4)_PCIE,SATA,USB

PEGATRON PROPRIETARY AND CONFIDENTIAL


Engineer: **Bili Yang**

Rev: **1.0**

Date: **Tuesday, September 06, 2016** Sheet: **23** of **108**




940432
01V010000015




940432
01V010000015

A 10 K $\pm 5\%$ external pull-up resistor required to core rail, but the corresponding CLKREQ# function can be disabled by means of the Intel ME FW.






If CLKREQ# control is not needed, say for a free running clock, do not pulldown signal to GND. This will increase leakage in Sx states.




+VCCF24NS_1P0	+VCCF24NS_1P0	26
+VCC_RTC	+VCC_RTC	25,26,36,60
+AC_BAT_SYS	+AC_BAT_SYS	43,45,80,81,82,83,85,87,88
+3VS	+3VS	3,4,17,20,21,22,23,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+3VA	+3VA	30,31,36,41,43,53,56,57,67,81,88,93

24MHz signal 需包GND





<Variant Name>

PEGATRON		THIS CLK, RTC, HDA, SDIO	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Bill Yang	
BG11HW3			
Size Custom	Project Name P4		Rev 1.0
Date:	Tuesday, September 06, 2016	Sheet	24 of 108




+3VSUS		+3VSUS	4,24,26,28,30,31,33,41,42,51,53,62,67,68,81,92
+VCCDSW		+VCCDSW	26,30
+3VSUS_ORG		+3VSUS_ORG	20,21,22,23,26
+3V		+3V	31,44,57,67,82,91
+VCC_RTC		+VCC_RTC	24,26,36,60
+VCCST_CPU		+VCCST_CPU	3,5,7,9

ALL_SYS_PWRGD delay 99 ms from EC



<Variant Name>




PEGATRON Title PCH(6)_SYS_PWR	
PEGATRON PROPRIETARY AND CONFIDENTIAL	
Engineer: Bill Yang	
Size Custom	Project Name P4
Date: Tuesday, September 06, 2016	Rev 1.0
Sheet 25	of 108




	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


<Variant Name>			
PEGATRON Title :			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:			
Size	Part Name	Date	Rev. 1
		Tuesday, September 06, 2016	
Date		Sheet	27 of 108

PCH SPI ROM




PCH SMBus






<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title> Engineer:		
Size C	Project Name KTUG_25W	Rev 1.1
Date:	Tuesday, September 06, 2016	Sheet 29 of 108


Keyboard LED







Keyboard






for Top/Bot side 各一 (開機測點) 6/2





Touch Pad



Finger Print
















If LAN is the only device on SMBUS, the SMBUS pull-up can be on +3.3V_LAN.


+3.3V_A is always on during G3->S5, S0, Sx, and DeepSx states.



LAN




Place near chassis GND




<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title> Engineer:		
Size C	Project Name KTRUG_25W	Rev 1.1
Date:	Tuesday, September 06, 2016	Sheet 35 of 108

AUD_ALC255




<<Attention>>
For power_on/off de-pop circuit and system booting warning signal: Please System BIOS Engineer Note :
1. If you want the system make warning signal after power on , please let EC_MUTEH High
2. If your design want to system make warning signal, for example No CPU or Memory installation or Bad BIOS, please change to OR Gate or contact our local FAEs for more details about the control circuit




Grounding circuit for combo jack SLEEVE pin




To solve the background noise while combojack connecting to an active speaker and system entry into S3/S4/S5 without analog power.




AMP De-Pop Control circuit





Universal Audio Jack




DMIC



Single MIC	Left Channel	Right Channel
CS Pin	Pull Down	Pull Up



<Variant Name>



<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTRUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016		Sheet 38 of 108	

9

1

C

1

B

1

A

1

5

4

3

2

5, 20

<Variant Name>

PEGATRON Title :
PEGATRON PROPRIETARY AND CONFIDENTIAL

PEGATRON PROPRIETARY AND CONFIDENTIAL

<Title>

Engineer:

Size
C

	Project Name
--	---------------------

KTKUG_25W

Rev	1.1
-----	-----

Date: Tuesday, September 06, 2016 Sheet 39 of 10

Sheet 39 of 10

D

C

B

A

Rev	
	<RevCode>

Document Number
<Doc>

Size
A

Title	<Title>
-------	---------

Date: Tuesday, September 06, 2016 Sheet 40 of 108

1

2

3

4

5

D

C

B

A

Rev	
	<RevCode>

Document Number	<Doc>
-----------------	-------

Size
A

Title	<Title>
-------	---------

Date: Tuesday, September 06, 2016 Sheet 40 of 108

1

2

3

4


5

D


C

B


A



A circuit diagram showing a 10uF electrolytic capacitor, labeled C4126 with a voltage rating of 10UF/6.3V. The capacitor is connected to a terminal labeled V5_VCONN and to ground. The capacitor's polarity is indicated by a '+' sign on the top terminal and a '-' sign on the bottom terminal, which is connected to ground.



VBUS_USB_TYPE_C	VBUS_USB_TYPE_C	42,43
+3VA	+3VA	24,30,31,36,43,53,56,57,67,81,88,93
+3VA_PD	+3VA_PD	42
+3VSUS	+3VSUS	4,24,25,26,28,30,31,33,42,51,53,62,67,68,81,92
+3VDB_PD	+3VDB_PD	43



I2C_ADR_1	I2C_ADR_0	I2C Address
Logic 0	Logic 0	0x50
Logic 0	Logic 1	0x72
Logic 1	Logic 0	0x7c
Logic 1	Logic 1	0x80

1. The I2C address is determined approximately 500ns after RESET_N turns from 0 to 1, these two pins' input should be kept at a stable value during this period.
2. There are internal pull-down resistors on I2C_ADR_0 and I2C_ADR_1 pins.
3. If external pull-up resistor is not populated, the I2C_ADR_0 or I2C_ADR_1 is logic 0.
4. If external pull-up is populated, the I2C_ADR_0 or I2C_ADR_1 is logic 1.

Optional:
If PMIC can detect VBUS presence and disable/enable VBUS,
the VBUS control circuit can be removed.

VBUS_USB_Type_C

R4219 2k

1M 10V400M00000

VBUS_Charge_In

U4200 AC4805 07V0A0000175 0704-03F8000

C4231 10uF/25V

C4229 22uF/25V

C4230 22uF/25V

C4232 22uF/25V

C4233 22uF/25V

Requirement of the PMOSFETs U9600 and U9601:

- 1) Max Vds >= -30V
- 2) Max Vgs >= +/-25V.
- 3) Id >= 5A.
- 4) Ron < 100 mOhm (Vgs = -4.5V, Id = -5A).

116.6.14
-VBUS_Off timing

VBUS_CTRL	5V VBUS Output	5~20V VBUS Charge Input
Logic 0	Disable	Enable
Logic 1	Enable	Disable

Requirement of NMOSFET Q9601:
1) Max $V_{GS(th)}$ $\leq 1.6V$.

VBUS_USB_TYPE_C

U4201
AO4805
07V400000175
07V400000000

5V

5V

1 2
U4202
300KOhm
vx_r402_small

VBUS_USB_TYPE_C

R4205
100KOhm
vx_r402_small

5V

1 2
U4204
300KOhm
vx_r402_small

5V

Q4201A
UM6K1NG1D1TN
07V400000035

5V

NCT6202AK
V7404000000

5V

5V

USB_PD_IN

USB_PD_OUT

Note:

1. If battery charger can operate with 5V input, no more circuits are needed.
2. If battery charger needs higher voltage than 5V to operate correctly, ANX74xx should be powered by VBUS and local power.

30

Requirement of NMOSFET Q9604:

- 1) $V_{GS} \geq 20V$
- 2) $V_{GS(th)} < 4V$
- 3) If need PD output 20V, MAX $V_{GS} > 30V$

Requirement of NMOSFET Q9602:

- 1) Max Vds \geq 30V.
- 2) Max Vgs \geq 5V.
- 3) Max Vgs(th) \leq 1.6V.

[illegible]

VBUS_DISCHARGE_CTRL = logic 1, enable discharge.
VBUS_DISCHARGE_CTRL = logic 0, disable discharge.

Suggest change to 10uF/25V
or smaller Cap .DONE~

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
GND	RX1+	RX1-	Vbus	SBU2	D-	D+	CC2	Vbus	TX2-	TX2+	GND
R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1

Figure 1: USB Type-C Connector Pin Connections. The diagrams show the internal wiring of a USB Type-C connector, including the USB Type-C connector pins, the internal components (L4200, L4201, L4202, L4203, L4204, L4205, L4206, L4207, L4208, L4209, L4210, L4211, L4212, L4213, L4214, L4215, L4216, L4217, L4218, L4219, L4220), and the external pins (USB Type-C connector pins).

The diagrams are organized into three columns:

- Column 1: (a, b, c)
- Column 2: (d, e, f)
- Column 3: (g, h, i, j, k, l)

Each diagram shows the internal wiring of a USB Type-C connector, including the USB Type-C connector pins, the internal components (L4200, L4201, L4202, L4203, L4204, L4205, L4206, L4207, L4208, L4209, L4210, L4211, L4212, L4213, L4214, L4215, L4216, L4217, L4218, L4219, L4220), and the external pins (USB Type-C connector pins).





<Variant Name

PEGATRON Title USB Type-C Receptacle
PEGATRON PROPRIETARY AND CONFIDENTIAL

REGISTRATION PROPRIETARY AND CONFIDENTIAL			
Engineer: Bill Yang			
Size Custom	Project Name P4		Rev 1.0
Date:	Tuesday, September 06, 2016	Sheet	42 of 108


Hardware Solution For Dead Battery

For notebook applications, if the battery charger needs higher voltage than 5V to operate correctly, execute the steps below in the order they are listed:

VBUS_USB_TYPE_C		VBUS_USB_TYPE_C	41,42
+AC_BAT_SYS		+AC_BAT_SYS	45,80,81,82,83,85,87,88
+3VDB_EC		+3VDB_EC	30
+3VDB_PD		+3VDB_PD	41

Requirement of U1:

- 1) V_{in} range: 4V-30V.
- 2) V_{out} : EC's operating voltage + V_f of D1
- 3) Output current \geq EC's operating current.




<Variant Name>

PEGATRON Title : **Dead Battery**
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: **Bill Yang**

Size Custom	Project Name P4	Rev 1.0
----------------	---------------------------	------------


Date: Tuesday, September 06, 2016 Sheet 43 of 97



<Variant Name>



PEGATRON		Title : BUG_Debug	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size Custom	Project Name P4		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 44 of 108	

Power



CPU Interface

DP main link total length < 8 inch
VIA < 2



Rom / Flash Mode :

		POL1 (Pin10)	
		0	1
POL2 (Pin9)	0	No Use	No Use
	1	(V) Rom mode	Ext Flash mode

Embedded EDID setting :



EDID_SET (Pin11)	Mode
0 or NC	(V) Disable RTD2166 Embedded EDID
1	Enable RTD2166 Embedded EDID

LDO Mode :

LDO_RSTB (Pin27)	Mode
1 or NC	(V) embedded LD0 Mode
0	External 1.2V Mode

1: Pull High 0: Pull Down

DP2VGA Realtek RTD2166




+1.2V_VCCK :
Max length < 600 mil
min trace width > 20 mil
C4640, C4632, C4634 close to chip < 200 mil


CRT_HV Sync Voltage setting :
R4605 : 5V
R4606 : 3.3V




Max mismatch between RGB signal < 200 mil,
total trace length < 6 inch







CRT_HV Sync total trace length < 6 inch






D-SUB Connector








HDMI





```
DCIN_EN : DC coupling enable; Internal pull down at ~150k $\Omega$ , 3.3V I/O.
L: default, AC coupling input
H: DC coupling input
PRE : Output pre-emphasis setting; Internal pull down at ~150k $\Omega$ , 3.3V I/O.
L: no pre-emphasis
H: 2.5dB pre-emphasis
EQ : Receiver equalization setting; Internal pull down at ~150k $\Omega$ , 3.3V I/O.
L: programmable EQ for channel loss up to 12.4dB @ 3Gbps
H: programmable EQ for channel loss up to 4.3dB @ 3Gbps
M: programmable EQ for channel loss up to 8.6dB @ 3Gbps
```





+12VS		+12VS	28,31,57,62,91
+5VS		+5VS	31,36,45,46,50,51,56,57,67,80,87,91
+3VS		+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,50,51,53,57,61,62,67,91,92
+1.5VS		+1.5VS	36,57,85




<Variant Name>		
PEGATRON Title :		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
<Title> Engineer:		
Size C	Project Name KTRUG_25W	Rev 1.1
Date:	Tuesday, September 06, 2016	Sheet 49 of 108




HDD



HDD G-Sensor




SSD(SATA/PCIE x2) NGFF socket (M-key)





USB 3.0 ports x 1 with Sleep & Charge Left_Down
TPS2544 Device True Table

22k is to set current limit at 2.2A in DCP and CDP
47k is to set current limit at 1A in SDP




System Global Power State	Tps2544 Charging Mode	CTL1	CTL2	CTL3	ILIM_SEL	Current Limit Setting
S0	SDP (Standard Downstream)	1	1	0	1 or 0	ILIM_HI / ILIM_LO
S0	SDP, no discharge to / from CDP	1	1	1	0	ILIM_LO
S0	CDP, if a BC1.2 primary detection occurs	1	1	1	1	ILIM_HI
S3/S4/S5	Auto mode, no mouse wake	0	0	1	0	ILIM_HI
S3	Dedicated Charging Port Auto mode, keyboard/mouse wake up	0	1	1	X	ILIM_HI
S3	SDP, keyboard/mouse wake-up	0	1	0	1 or 0	ILIM_HI / ILIM_LO



PLACE ESD Diodes near USB Connector



+5VSUS 41,42,56,67,81
+3VSUS 4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92



Colay



20160225 EMI suggest

WLAN/ WiGig / BT

+3V_WLAN_WP1 bypass capacitor:




Place 0.1uF near pin 2,4

+3V_WLAN_WP1 bypass capacitor:

Place 0.1uF near pin 72,74.



Place 10uF near +3V_WLAN_WP1 source side.

Place 10uF near +3V_WLAN_WP1 source side.




For USI W0096 Module Card


CL_RST# R5358 1 00hm 2 00hm






IOAC Control Schematic





<Variant Name>



+5VS 31,36,45,46,48,50,51,57,67,80,87,91
+5VSUS 41,42,52,67,81
+3VA 24,30,31,36,41,43,53,57,67,81,88,93









<Variant Name>			
PEGATRON		Title :	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<Title>		Engineer:	
Size C	Project Name KTRUG_25W	Rev 1.1	
Date: Tuesday, September 06, 2016		Sheet 59 of 108	

DC Jack WTB CONN







+VCC_RTC	+VCC_RTC	24,25,26,36
+3VA_EC	+3VA_EC	28,30,32
+3VA_O	+3VA	24,30,31,36,41,43,53,56,57,67,81,88,93
+5VA_O	+5VA	31,56,81
+1.0VSUS	+1.0VSUS	26,82
+1.8VSUS	+1.8VSUS	9,21,24,26,84
+3VSUS	+3VSUS	4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92
+5VSUS	+5VSUS	41,42,52,56,67,81
+12VSUS	+12VSUS	81,91
+3V	+3V	25,31,44,57,67,82,91
+12V	+12V	91
+3VS	+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+5VS	+5VS	31,36,45,46,48,50,51,56,57,67,80,87,91
+12VS	+12VS	28,31,57,62,91
+AC_BAT_SYS	+AC_BAT_SYS	43,45,80,81,82,83,85,87,88
+A/D_DOCK_IN	+A/D_DOCK_IN	89
+BAT_CON	+BAT_CON	88
+VCORE	+VCORE	5,57,80
+VCCGT	+VCCGT	6,57,80
+VCCSA	+VCCSA	7,57,80
+VCCIO	+VCCIO	3,7,57,91
+RTCBAT	+RTCBAT	24

Battery Connector





客戶設計的原因是因為若有100Ohm可能會造成分壓而導致ai pin無法拉到低, 故改為0ohm







TPM











NFC



<Variant Name>
PEGATRON Title : **TPM CONN**
Engineer: **Bill Yang**

Size: **Custom** Project Name: **P4** Rev: **1.0**
Date: **Tuesday, September 06, 2016** Sheet: **62** of **108**



<Variant Name>

PEGATRON		Title: ME_CONN,Skew Hole	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Bill Yang	
Size Custom	Project Name P4		Rev 1.0
Date: Tuesday, September 06, 2016		Sheet 65 of 108	

D

C

B

A

Rev	<RevCode>
-----	-----------

Document Number
<Doc>

Size
A

Title	<Title>
-------	---------

Date: Tuesday, September 06, 2016 Sheet 66 of 108

5

4

3

2

—

5

4

3


2


D

C



B









A










For Intel power sequence request
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms









LVDS







5					4					3					2					1																																																																																																		
D																																																																																																																						
C																																																																																																																						
B																																																																																																																						
A																																																																																																																						
										<table><tr><td colspan="10">PEGATRON</td><td colspan="5">Title : ****</td></tr><tr><td colspan="15">PEGATRON PROPRIETARY AND CONFIDENTIAL</td></tr><tr><td colspan="10">BG1/HW3</td><td colspan="5">Engineer: <i>Raly Hsieh</i></td></tr><tr><td colspan="2">Size</td><td colspan="13">Project Name</td><td colspan="2">Rev</td></tr><tr><td colspan="2">A</td><td colspan="13">KTKUG_25W</td><td colspan="2">1.0</td></tr><tr><td colspan="10">Date: Tuesday, September 06, 2016</td><td colspan="5">Sheet 78 of 99</td></tr></table>															PEGATRON										Title : ****					PEGATRON PROPRIETARY AND CONFIDENTIAL															BG1/HW3										Engineer: <i>Raly Hsieh</i>					Size		Project Name													Rev		A		KTKUG_25W													1.0		Date: Tuesday, September 06, 2016										Sheet 78 of 99				
PEGATRON										Title : ****																																																																																																												
PEGATRON PROPRIETARY AND CONFIDENTIAL																																																																																																																						
BG1/HW3										Engineer: <i>Raly Hsieh</i>																																																																																																												
Size		Project Name													Rev																																																																																																							
A		KTKUG_25W													1.0																																																																																																							
Date: Tuesday, September 06, 2016										Sheet 78 of 99																																																																																																												
5					4					3					2					1																																																																																																		

PEGATRON	Title : ****
-----------------	--------------

PEGATRON PROPRIETARY AND CONFIDENTIAL

BG1/HW3

Engineer: *Raly Hsieh*

Size
A


Project Name	KTUG_25W
--------------	-----------------

Rev
1.0


Date: Tuesday, September 06, 2016

Sheet 79 of 99


VCORE & VCCGT & VCCSA POWER SUPPLY




5V0 & 3V0 POWER SUPPLY




1.0VSUS POWER SUPPLY



2.5V POWER SUPPLY




DDR & VTT POWER SUPPLY



VID	Reference Voltage (V)
High	0.675
Low	0.75

SKU	Load current (A)	Low-side MOSFET (pcs)	Output 22uF/6.3V MLCC (pcs)
UMA	0 ~ 5	1	4
DSC	0 ~ 8	2	5

1.8VSUS POWER SUPPLY




+1.8V0
MAX current :0.1169A
PWR Cap. :20uF
Total Cap. :20uF


<Variant Name>

PEGATRON		Title : POWER_+1.8VSUS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size Custom	Project Name P4	Rev 2.1	
Date: Tuesday, September 06, 2016		Sheet 84	of 94


1.35VS_VGA POWER SUPPLY



1.5VS POWER SUPPLY



1.05VS_VGA POWER SUPPLY



<Variant Name>

PEGATRON Title : **+1.05VS_VGA**
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: **Adams Lin**

Size Custom	Project Name P4	Rev 2.1
----------------	---------------------------	------------

Date: Tuesday, September 06, 2016 Sheet 86 of 94

VGA_CORE POWER SUPPLY


+VGA_VCORE(Package type:N16VS-GT)
DC Tolerance :+-20mV

Overshoot/undershoot
Transient noise tolerance: -10% ~ +20% within 20MHz BW
High frequency noise: 400mV pk-pk within 1GHz BW

VID:0.6V ~ 1.2V
Number of programmable Volt: 96 levels
Programmable volt steps: 6.25mV
Settling Time: < 100us for rising, no restriction on falling

	N16	N16S_GT
R8723	39K	20K
R8721	39K	20K
R8716	1.5K	2K
R8713	31.5K	18K
C8720	>1.8nF	2.7nF
Vstep	6.25mV	6.25mV
Vmin	0.65V	0.6V
Vmax	1.15V	1.2V
Vboot	0.875V	0.9V
openVR Config	A	B


VGA_PSI#	VO_action
~ 0.8V	1 Phase DEM
1.2 ~ 1.8V	1 Phase FCCM
2.4V ~	2 Phase FCCM



2 PHASE 25W
N16S-GT
EDP=51A
TDC=26A
DYN= 6A
OCR: 62A



+VGA_VCORE (2 Phase)
TDC :30A
Frequency :305KHz
PNR Cap. :940uF
EE Cap. :139.5uF
Total Cap. :1079.5uF
ESR :3mOHM

BATTERY CHARGER




65W adaptor 要上件

2 Input switch Circuit



BATTERY IN DETECT





<Variant Name>

PEGATRON		Title : POWER_DETECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name P4		Rev 2.1
Date: Tuesday, September 06, 2016	Sheet	90	of 94

SUSC#_PWR POWER

SUSB#_PWR POWER

DSC_VGA_PWR POWER



GC6 Cold boot/Optimus:
3V3_AON & 3V3_MAIN --> NVVDD --> PEX_VDD --> FBVDD/Q




GC6 2.0 Exit:
3V3_MAIN --> NVVDD --> PEX_VDD

Power up Sequencing

- 1.The ramp time for any rail must be more 40us and is recommended to be less than 2ms
- 2.The previous power rail must ramp up to 90% before the next power rail can start ramping up

Power down Sequencing

- 1.There is no specific power down sequence
- 2.Residual voltage from power down must not violate ther power up sequence when back to back GPU power down and power up event take place



SUSB#_PWR POWER Control



DSC_VGA_PWR POWER Control

SUSC#_PWR POWER Control

<Variant Name>

PEGATRON Title : POWER_LOAD SWITCH			
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size	Project Name	P4	Rev
Custom			2.1
Date: Tuesday, September 06, 2016			
Sheet 91 of 94			

POWER GOOD DETECTOR




<Variant Name>


PEGATRON		Title : POWER_PROTECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size Custom	Project Name P4	Rev 2.1	
Date:	Tuesday, September 06, 2016	Sheet	92 of 94

+USB_PD_IN	→	+USB_PD_IN	42,89
+A/D_DOCK_IN	→	+A/D_DOCK_IN	60,89
+AC_USBDP_WCT_IN	→	+AC_USBDP_WCT_IN	88,89
+AC_BAT_SYS	→	+AC_BAT_SYS	43,45,80,81,82,83,85,87,88
+BAT_CON	→	+BAT_CON	60,88
+RTC_POWER	→	+RTC_POWER	81
+5VA	→	+5VA	31,56,81
+3VA	→	+3VA	24,30,31,36,41,43,53,56,57,67,81,88
+5VO	→	+5VO	26,81,82,83,85,88,91
+3VO	→	+3VO	81,82,84,85,86,91
+2.5VO	→	+2.5VO	82
+1.8VO	→	+1.8VO	84
+1.5VO	→	+1.5VO	85
+1.2VO	→	+1.2VO	83
+1.05VO_VGA	→	+1.05VO_VGA	86
+1.0VO	→	+1.0VO	82,91
+0.6VO	→	+0.6VO	83
+12VSUS	→	+12VSUS	81,91
+5VSUS	→	+5VSUS	41,42,52,56,67,81
+3VSUS	→	+3VSUS	4,24,25,26,28,30,31,33,41,42,51,53,62,67,68,81,92
+1.8VSUS	→	+1.8VSUS	9,21,24,26,84
+1.0VSUS	→	+1.0VSUS	26,82
+12V	→	+12V	91
+2P5VPP	→	+2P5VPP	16,17,57,82
+1.2V	→	+1.2V	4,7,15,16,17,18,57,83
+1.0V	→	+1.0V	7,57,91
+12VS	→	+12VS	28,31,57,62,91
+5VS	→	+5VS	31,36,45,46,48,50,51,56,57,67,80,87,91
+3VS	→	+3VS	3,4,17,20,21,22,23,24,28,30,31,32,36,37,45,46,47,48,50,51,53,57,61,62,67,91,92
+1.5VS	→	+1.5VS	36,57,85
+1.05VS_VGA	→	+1.05VS_VGA	57,70,71,72,86
+0.6VS	→	+0.6VS	15,17,57,83
+VCORE	→	+VCORE	5,57,80
+VCCGT	→	+VCCGT	6,57,80
+VCCSA	→	+VCCSA	7,57,80
+VCCIO	→	+VCCIO	3,7,57,91
+VCCPRIM_CORE	→	+VCCPRIM_CORE	26,82
+VGA_VCORE	→	+VGA_VCORE	57,75,87


FOR POWER TEST



PEGATRON		Title : POWER_SIGNAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1-POWER		Engineer: Adams Lin	
Size B	Project Name P4		Rev 2.1
Date: Tuesday, September 06, 2016		Sheet 93 of 94	




P4_LED BRD






P4_TP-button BRD

TP_BRD to TP_Model



PEGATRON		Title : P4_TP-button BRD	
BG1/HW3		Engineer: Bill Yang	
Size	Project Name		Rev
Custom	P4		1.0
Date: Tuesday, September 06, 2016		Sheet	105 of 110



PEGATRON		Title : P4_KB LED	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Bill Yang	
Size	Project Name P4		Rev
Custom			1.1
Date: Tuesday, September 06, 2016		Sheet 106 of 108	